



RS780Q-LM2

VER:1.01

SCHEMATICS TABLE:


Page	Index	Page	Index
1	COVER PAGE	19	VGA / DVI
2	BLOCK DIAGRAM	20	PCIE-16X/1X
3	HT,CPU MEMORY	21	TPM, USB, 5VDUAL SWITCH
4	CPU CONTROL & MISC	22	PCI SLOT
5	CPU PWR & GND	23	LPC SIO ITE8720/FDD
6	First Logic DDR3 DIMM	24	PS2 / COM PORT
7	Second Logic DDR3 DIMM	25	LAN(88E8040/8057/8070)
8	RS740/RS780-HT LINK I/F	26	AUDIO ALC662/ALC888
9	RS740/RS780-PCIE I/F	27	AUDIO ALC662/ALC888(PANEL)
10	RS740/RS780-SYSTEM I/F	28	CPU VCORE ISL6323B
11	RS740/RS780-SPMEM/STRAPS	29	DC POWER, DDRIII POWER
12	RS740/RS780-POWER	30	NB CORE POWER
13	CLOCK GENERATOR-SLG8LP625	31	PANEL,ATX24P,SMRTFAN,BUZZER
14	SB700-PCIE/PCI/CPU/LPC/CLK	32	POWER ENABLE
15	SB700-ACPI/GPIO/USB/AUDIO	33	Attention
16	SB700-POWER & DECOUPLING	34	Power Sequence
17	SB700-SATA/IDE/HWM/SPI	35	Reset Diagram
18	SB700-STRAPS	36	Power Distribution
		37	History

Job	Signature	Date
Schematics Designer	Dennis	01/09/'09
Layout	Joyce	01/09/'09
Approval		


PCB STACK: L1:TOP
L2:PWR
L3:GND
L4:BOTTOM

Elitegroup Computer Systems			
Title Cover Page			
Size Custom	Document Number RS780Q-LM2		Rev 1.01
Date: Monday, July 20, 2009		Sheet 1	of 37

RS780Q-LM2




HT LINK





CPU Control and Miscellaneous

Processor Power and Ground



Bottom Side Decoupling





TP54 ● H_CADOUT_P0
TP55 ● H_CADOUT_N0
TP56 ● H_CADOUT_P1
TP57 ● H_CADOUT_N1
TP58 ● H_CADOUT_P2
TP59 ● H_CADOUT_N2
TP60 ● H_CADOUT_P3
TP61 ● H_CADOUT_N3
TP62 ● H_CADOUT_P4
TP63 ● H_CADOUT_N4
TP64 ● H_CADOUT_P5
TP65 ● H_CADOUT_N5
TP66 ● H_CADOUT_P6
TP67 ● H_CADOUT_N6
TP68 ● H_CADOUT_P7
TP69 ● H_CADOUT_N7

STP40 ● H_CADOUT_P8
STP41 ● H_CADOUT_N8
STP42 ● H_CADOUT_P9
STP43 ● H_CADOUT_N9
STP44 ● H_CADOUT_P10
STP45 ● H_CADOUT_N10
STP46 ● H_CADOUT_P11
STP47 ● H_CADOUT_N11
STP48 ● H_CADOUT_P12
STP49 ● H_CADOUT_N12
STP50 ● H_CADOUT_P13
STP51 ● H_CADOUT_N13
STP52 ● H_CADOUT_P14
STP53 ● H_CADOUT_N14
STP54 ● H_CADOUT_P15
STP55 ● H_CADOUT_N15

TP70 ● H_CLKOUT_P0
TP71 ● H_CLKOUT_N0
STP56 ● H_CLKOUT_P1
STP57 ● H_CLKOUT_N1

TP72 ● H_CTLOUT_P0
TP73 ● H_CTLOUT_N0
STP58 ● H_CTLOUT_P1
STP59 ● H_CTLOUT_N1

080907 add ICT test point


3 H_CADOUT_P0
3 H_CADOUT_N0
3 H_CADOUT_P1
3 H_CADOUT_N1
3 H_CADOUT_P2
3 H_CADOUT_N2
3 H_CADOUT_P3
3 H_CADOUT_N3
3 H_CADOUT_P4
3 H_CADOUT_N4
3 H_CADOUT_P5
3 H_CADOUT_N5
3 H_CADOUT_P6
3 H_CADOUT_N6
3 H_CADOUT_P7
3 H_CADOUT_N7

3 H_CADOUT_P8
3 H_CADOUT_N8
3 H_CADOUT_P9
3 H_CADOUT_N9
3 H_CADOUT_P10
3 H_CADOUT_N10
3 H_CADOUT_P11
3 H_CADOUT_N11
3 H_CADOUT_P12
3 H_CADOUT_N12
3 H_CADOUT_P13
3 H_CADOUT_N13
3 H_CADOUT_P14
3 H_CADOUT_N14
3 H_CADOUT_P15
3 H_CADOUT_N15

3 H_CLKOUT_P0
3 H_CLKOUT_N0
3 H_CLKOUT_P1
3 H_CLKOUT_N1

3 H_CTLOUT_P0
3 H_CTLOUT_N0
3 H_CTLOUT_P1
3 H_CTLOUT_N1

080804 AMD recommend.



NB1A

Y25 HT_RXCAD0P
Y24 HT_RXCAD0N
V22 HT_RXCAD1P
V23 HT_RXCAD1N
V25 HT_RXCAD2P
V24 HT_RXCAD2N
U25 HT_RXCAD3P
T25 HT_RXCAD4P
T24 HT_RXCAD4N
P22 HT_RXCAD5P
P23 HT_RXCAD5N
P25 HT_RXCAD6P
P24 HT_RXCAD6N
N24 HT_RXCAD7P
N25 HT_RXCAD7N

AC24 HT_RXCAD8P
AC25 HT_RXCAD8N
AB25 HT_RXCAD9P
AB24 HT_RXCAD9N
AA24 HT_RXCAD10P
AA25 HT_RXCAD10N
Y22 HT_RXCAD11P
Y23 HT_RXCAD11N
W21 HT_RXCAD12P
W20 HT_RXCAD12N
V21 HT_RXCAD13P
V20 HT_RXCAD13N
U20 HT_RXCAD14P
U21 HT_RXCAD14N
U19 HT_RXCAD15P
U18 HT_RXCAD15N

T22 HT_RXCLK0P
T23 HT_RXCLK0N
AB23 HT_RXCLK1P
AA22 HT_RXCLK1N

M22 HT_RXCTL0P
M23 HT_RXCTL0N
R21 HT_RXCTL1P
R20 HT_RXCTL1N

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N

HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N

HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N


HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N

D24 H_CADIN_P0
D25 H_CADIN_N0
E24 H_CADIN_P1
E25 H_CADIN_N1
F24 H_CADIN_P2
F25 H_CADIN_N2
F23 H_CADIN_P3
F22 H_CADIN_N3
H23 H_CADIN_P4
H22 H_CADIN_N4
J25 H_CADIN_P5
J24 H_CADIN_N5
K24 H_CADIN_P6
K25 H_CADIN_N6
K23 H_CADIN_P7
K22 H_CADIN_N7

F21 H_CADIN_P8
G21 H_CADIN_N8
G20 H_CADIN_P9
H21 H_CADIN_N9
J20 H_CADIN_P10
J21 H_CADIN_N10
J18 H_CADIN_P11
K17 H_CADIN_N11
L19 H_CADIN_P12
L18 H_CADIN_N12
M19 H_CADIN_P13
M18 H_CADIN_N13
M21 H_CADIN_P14
P21 H_CADIN_N14
P18 H_CADIN_P15
M18 H_CADIN_N15

H24 H_CLKIN_P0
H25 H_CLKIN_N0
L21 H_CLKIN_P1
L20 H_CLKIN_N1

M24 H_CTLIN_P0
M25 H_CTLIN_N0
P19 H_CTLIN_P1
R18 H_CTLIN_N1



080903 AMD recommend.

H_CADIN_P0
H_CADIN_N0
H_CADIN_P1
H_CADIN_N1
H_CADIN_P2
H_CADIN_N2
H_CADIN_P3
H_CADIN_N3
H_CADIN_P4
H_CADIN_N4
H_CADIN_P5
H_CADIN_N5
H_CADIN_P6
H_CADIN_N6
H_CADIN_P7
H_CADIN_N7

H_CADIN_P8
H_CADIN_N8
H_CADIN_P9
H_CADIN_N9
H_CADIN_P10
H_CADIN_N10
H_CADIN_P11
H_CADIN_N11
H_CADIN_P12
H_CADIN_N12
H_CADIN_P13
H_CADIN_N13
H_CADIN_P14
H_CADIN_N14
H_CADIN_P15
H_CADIN_N15

H_CLKIN_P0
H_CLKIN_N0
H_CLKIN_P1
H_CLKIN_N1


H_CTLIN_P0
H_CTLIN_N0
H_CTLIN_P1
H_CTLIN_N1

080907 add ICT test point

RS740/RS780 difference table (HT LINK)











SIGNALS	RS740	RS780
HT_RXCALP	49.9R (GND)	301
HT_RXCALN	49.9R (VDDHT)	
HT_TXCALP	100R	301
HT_TXCALN		

HT LINK STITCHING CAPS.




I2C_DATA R125 1 2 3K-04-O +VDDG_NB
I2C_CLK R124 1 2 3K-04-O +VDDG_NB










RS740 3.3V,39K



PLACE WITHIN 7MM OF NB BALLS



RS740 DVI 150-1-04



RS740/RS780 difference table (Control signal)

	RS740	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN
ALLOW_LDTSTOP	OD	OD/3.3V IN
H_STOP_L	3.3V IN	3.3V IN/OD
IN(default)/OUT	3.3V IN	3.3V IN
SYSTEMRESETb		

RS740/RS780 JTAG PIN MAPPING

RS740	RS780
TRST	TEST_EN
TMS(TP220)	DDC_DATA(TP223)
TDI	I2C_DATA
TCK	I2C_CLK
TDO(TP218)	TMDS_HPD(TP221)

RS740/RS780 DEBUG PIN MAPPING

	RS740	RS780
DEBUG_OUT0	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	LVDS_BLOD	LVDS_BLOD
DEBUG_OUT3	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	X	AUX1N
DEBUG_OUT5	X	AUX1P
DEBUG_OUT6	X	HPD
DEBUG_OUT7	X	AUX_CAL

Elitegroup Computer Systems


RS740/RS780-SYSTEM I/F

Rev 1.01


Date: Monday, July 20, 2009

Sheet 10 of 37






Title			
RS740/RS780-SPMEM/STRAPS			
Size	Document Number		Rev
Custom	RS780Q-LM2		1.01
Date:	Monday, July 20, 2009	Sheet	11 of 37



PIN NAME	RS740	RS780	PIN NAME	RS740	RS780
VDDHT	NC	+1.1V	IOPLLVD	+1.2V	+1.1V
VDDHTRX	NC	+1.1V	AVDD	+3.3V	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	+1.8V	+1.8V
VDDA18PCIE	NC	+1.8V	AVDDQ	+1.8V	+1.8V
VDD18	+1.8V	+1.8V	PLLVD	+1.2V	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	+1.8V	+1.8V
VDDPCIE	+1.2V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V
VDDC	+1.2V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	+1.8V	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	+1.8V
VDD33	+3.3V	+3.3V	VDDL18	+1.8V	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL33	+3.3V	NC



RS780C :1-2 stuff (GND)
RS740 : 2-3 stuff for FB30-04 (1.8V)



Clock chip has internal serial terminations for differential pairs.

NB CLOCK INPUT TABLE



NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.


	OSC_14M_NB	Ra	Rb
RS740	3.3V	33 ohm	X
RX780	1.8V	33 ohm	43 ohm
RS780	1.1V	200 ohm	100 ohm


REF0 / SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
0*	0*	100 MHz differential HTT clock

* default












REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT





IMC_GPIO17	IMC_GPIO16
ROM TYPE:	
H, H = Reserved	
H, L = SPI ROM DEFAULT	
L, H = LPC ROM	
L, L = FWH ROM	







Please place the caps close to PCIE16 Slot.









Please place the caps close to PCIE1,PCIE2 Slot.




080903 AMD recommend.


5V_DUAL FOR USB,PS2,DIMM



COM




	NR1A	R#
Normal	-12V	High
Active	+12V	Low




10-002-009021


PS2









080919 change to top side



Close to PSKBM1 connector




WOL	status	Yellow	Grn/Orng
don't care	No Link	off	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off	off
on	10M inactive	off	off
on	10M active	off	off
on	100M inactive	off	off
on	100M active	off	off
on	1G inactive	off	off
on	1G active	off	off




BOM Difference

	88E8040 10/100M	88E8057 1000M	88E8070 1000M/ASF2.0
Ra	V	X	X 08'1209
Rb	X	X	V
Rc	V	X 08'1209	X
Rd	X	X	V
Re	2K-1-04	4.99K-1-04	4.99K-1-04
Rf	X	X	V
Rg	V	X	X
Ma	X	V	V
Mb	X	X	V
Ca	USBX2-LAN-100	USBX2-LAN-1000	USBX2-LAN-1000
Ea	X(internal)	X(internal)	24C08
Eb	X	X	M25P10
Rh	V	V	X




Verfout bias for stereo microphone.





Placement near to codec

Resistors Networks







Placement near to codec

080825 remove CD-IN function.




080917 change to short PAD
080911 Realtek recommend
Place in AUDIO1 bottom side.
08'1229 change footprint for CODEC





DDRIII Voltage



080828 change FB_DIPX2
to CHOKE_9D5X11_PT7MM_H_2
08-020-504042


$R_{OCP}(\Omega)$	27K
Low Side MOS	9m Ω
$R_{DS(on)}$	
CPU (A)	3.6
1.2V (A)	5.3
2DIMMs (A)	6
$I_{OCP}(A)$	25


1A




08-413-155096
080828 change
CHOKE_14D5X9_PT6D5MM_1
to CHOKE 1R0M-R

0.22A





 Elitegroup Computer Systems			
Title			
DC POWER, DDRIII POWER			
Size	Document Number		Rev
Custom	RS780Q-LM2		1.01
Date:	Mondav, Jul 20, 2009	Sheet	29 of 37


VREF 2.5V




NB_PWRGOOD Sequence







RS780 USE



NB Core





[illegible]

SB710

Name	Type	Voltage	Default	Functional Description	Function
GPIO4	I/O	3.3V	Input	Smartvolt Select 1/Serial ATA Interlock 2/GPIO 4	H_PRESENT_L
IMC_GPIO8	I/O	3.3V_S5	Input	IMC_GPIO8	F_USB1 detect
IMC_GPIO9	I/O	3.3V_S5	Input	IMC_GPIO9	F_USB2 detect
IMC_GPIO10	I/O	3.3V_S5	Input	IMC_GPIO10	F_USB3 detect
IMC_GPIO11	I/O	3.3V_S5	Input	IMC_GPIO11	LC CLR_CMOS
IMC_GPIO13	I/O	3.3V_S5	Input	Low Voltage SMBus Clock 3/IMC_GPIO13	SMCLK3
IMC_GPIO14	I/O	3.3V_S5	Input	Low Voltage SMBus Data 3/IMC_GPIO14	SMDATA3
GPIO5	I/O	3.3V	Input	SMARTVOLT2/SHUTDOWN#/GPIO5	F_AUDIO detect
GPIO9	I/O	3.3V	Input	DDC1_SCL/GPIO9	TPM reserve
GPIO8	I/O	3.3V	Input	DDC1_SDA/GPIO8	TPM reserve
GPIO13	I/O	3.3V	Output	LAN Reset//GPIO13	LAN_RST
GPIO66	I/O	3.3V_S5	Input	Low-Low Battery/GPIO 66	LPCPD_N

ITE8720

Name	Type	Voltage	Functional Description	Function
GP14	I/O	5V	Serial VID clock/PECI request/GPIO14	COM2 detect
GP22	I/O	5V_S5	Serial flash clock/GPIO22	Power LED
GP23	I/O	5V_S5	Serial flash in data/GPIO23	SUS LED
GP30	I/O	5V	Voltage ID0/GPIO30	BEEP
GP31	I/O	5V	Voltage ID1/GPIO31	BIOS reserve
GP34	I/O	5V	Voltage ID4/GPIO34	BIOS reserve
GP35	I/O	5V	Voltage ID5/GPIO35	BIOS reserve
GP40	I/O	5V_S5	3VSB SW/GP40	Dual switch
GP33	I/O	5V	VID3/GP33	Sensor header ID1
GP47	I/O	5V	IR output/GP47	Sensor header ID2
GP50	I/O	5V	Serial flash data output/GPIO50	BIOS reserve

For 103

X1(WIRE)1



For 104


SPI_ROM_D(104)1



BT1(104)1



BATTERY



20-120-014500

CLR_CMOS1(104)1




JP-R-H

SPI_DEBUG(104)1




JP-R-H




20-120-010773


Elitegroup Computer Systems			
Title			
Attention			
Size	Document Number	Rev	
Custom	RS780Q-LM2	1.01	
Date:	Monday, July 20, 2009	Sheet	33 of 37

POWER UP



POWER DOWN





REVISION HISTORY:

Rev	Date	Notes	Rev	Date	ECN no.	Notes
0.1(RS880)	09'0205	Change from RS780Q-LM V1.0 modify reserve function to meet RS880Q-LM V0.1 Spec. 1.Add DVI 2.change LAN to giga LAN 3.Add MONO_OUT 4.Add COM1 5.Add CAS-OPEN 6.Add Assert-ID 7.Add TPM 8.remove eSATA 9.Add FDD 10.change NB to RS880C 11.change SW SPI ROM 12.del front USB(total 10 port) 13.add VGA noise soluction for RS880C	1.0(LM2)	09'0527	DCN_1384	Page10 R117 from 4.7K change to 2.2K for design change
0.1(LM2)	09'0223	Change from RS880Q-LM V0.1 modify reserve function to meet Lenovo RS780Q-LM2 Spec. 1.Change NB to RS780L 2.Change DIMMs to 2 slots 3.Change LAN IC to without ASF IC(8057) 4.Change Rear USB to 4 ports 5.Change F_USB to 3 groups 6.Change SPDIF HEADER default value empty 7.Change TPM and Assert ID default value to empty				
	09'0306	P15 change R354 to 56 ohm,C347 remove,add R103 for SI P19 mount U4,U7 unmount R18,R58 for SI P12 SC32,SC29,SC18,SC9 change to 22uF for SI P30 R233,R236 change value for SI				
	09'0320	P17 update SATA text, R472,D21 unmount,mount R306 for MP P23 ER9 change to 1K for leak current				
0.2(LM2)	09'0326	P21 unmount U20,U23,U25 for EMI cost down P28 unmount EC30,EC28 for cost down P29 Q55 change to 9m ohm for 2DIMM design				
1.0(LM2)	09'0514	Add RS780Q-LM ECN_1373 modify Page3 R339,R364 change 1K for Lenovo Spec. change Page31 unmount R419,R421,Q64 for Lenovo Spec. change Page19 mount R52,Q4, unmount R51 for Lenovo Spec. change				
1.0(LM2)	09'0522	Page23 Removed FDD, RN13, R416 for Lenovo Spec. change				
	09'0629	Page27 Removed D10,D12 for Lenovo PM request Page31 Add R403,C405,C403,C408,C404,C406 for PSU Surge				
1.01(LM2)	09'0715	change CPU footprint type for EMI				
	09'0720	Page31 Del C420,C410,C401,C408 for PSU Surge final solution Page21 remove F_USB3 for Spec. update Page23 Add RJ17,RJ18,RJ19,RJ24 don't floating for Lenovo recommend Page24 Add C103 for enhance shutdown auto wake up compatibillity				

SD Ram (168 Pins, 3.3V) Pin Details

Supply:- 6,18,26,40,41 Ground:- 1,12,23,32 Data:- 2,3,4,4,7,8 Address:- 33,34,35,36,37

DDR-1 Ram (184 Pins, 2.5V) Pin Details

Supply:- 7,15,22,30,46 Ground:- 3,11,26,50 Data:- 2,4,6,12,13 Address:- 32,37,41,43,48
WE:- 63 CAS:- 65 RAS:- 154 SM DATA:- 91 SMCLOCK:- 92 BA:- 52,59
SPDVDD:- 184 Vref:- 1 CS:- 157,158 CKE:- 21,211 DCLK:- 16,17,137,138

DDR-2 Ram (240 pins, 1.8V) Pin Details

Supply:- 53,59,64 Ground:- 2,5,11,14 Data:- 3,4,9,10,12,13 Address:- 57,58,60,61
WE:- 73 CAS:- 74 RAS:- 192 SM DATA:- 119 SMCLOCK:- 120 BA:- 71,190
SPDVDD:- 238 Vref:- 1 CS:- 76,193 CKE:- 52,171 DCLK:- 221,220,138

Contact: +1 8010708080, +91 8010708020

www.wintopcsarcil.com

DDR-3 Ram (240 Pins, 1.5V) Pin Details

Supply:- 51,54,57,60,62 Ground:- 2,5,8,11,14 Data:- 3,4,6,7,9,10 Address:- 55,56,58,59,61
WE:- 73 CAS:- 74 RAS:- 192 SM DATA:- 238 SMCLOCK:- 118 BA:- 82,190
SPDVDD:- 236 Vref:- 1 CS:- 193 CKE:- 50,93,94 DCLK:- 184,185

VTT:- 120,240

AN ISO 9001:2015 CERTIFIED INSTITUTE



LCIIT



Institute of Information Technologies

Short Term Course - Long Term Success



8010708080



8010708020



8010708080



9811654676

Online / E- Learning

Laptop Desktop Chip Level Training Institute



info@laptopcareiit.com



laptopcareiit



laptopcare.lciit



laptopcare.lciit



www.laptopcareiit.com

www.onlinechipleveltraining.com